

(19)日本国特許庁 (JP)

(12) 公開特許公報 (A)

(11)特許出願公開番号

特開2002-135095

(P2002-135095A)

(43)公開日 平成14年5月10日 (2002.5.10)

(51)Int.Cl.<sup>7</sup>  
H 03 K 17/00  
H 01 P 1/15  
H 03 K 17/693

識別記号

F I  
H 03 K 17/00  
H 01 P 1/15  
H 03 K 17/693

テマコード<sup>\*</sup>(参考)  
E 5 J 0 1 2  
5 J 0 5 5  
A

審査請求 未請求 請求項の数4 O L (全7頁)

(21)出願番号 特願2000-326674(P2000-326674)

(22)出願日 平成12年10月26日 (2000.10.26)

(71)出願人 000156950

関西日本電気株式会社

滋賀県大津市晴嵐2丁目9番1号

(72)発明者 滝瀬 清二

滋賀県大津市晴嵐2丁目9番1号 関西日本電気株式会社内

Fターム(参考) 5J012 BA03 BA04

5J055 AX11 AX21 AX56 BX04 BX17

CX03 CX24 DX13 DX16 DX24

DX25 DX44 DX61 DX72 DX83


EY01 GX01 GX05

(54)【発明の名称】 I Cスイッチ

(57)【要約】

【課題】 従来のI Cスイッチには以下の問題があつた。共通な第1端子と第2、第3端子間の接続を、それぞれに直列接続された接合型のFETのON/OFFにより切換えるI Cスイッチでは、ゲート電流 $I_g$ が小さいためゲート電圧 $V_G$ とビンチオフ電圧 $V_P$ との差が少なく信号(交流波形)が入力されたときON動作中のFETをAC的にOFFさせてしまうことがあり挿入損失が生じた。

【解決手段】 I Cスイッチ11は、入力端子INと第1出力端子OUT1間の第1伝送経路A1と、入力端子INと第2出力端子OUT2間の第2伝送経路A2に、それぞれ例えば3個の接合型のFET1~3、4~6を直列接続し、入力端子INを抵抗R1を介して接地している。この抵抗R1は入力端子INへの信号が最大時にON側のFETの制御電圧 $V_{G_{max}}$ と入力端子INの電位の差がビンチオフ電圧 $V_P$ より大きくなる抵抗値に設定した抵抗R1である。



## 【特許請求の範囲】

【請求項1】共通の第1端子と第2端子および第3端子の間にそれぞれ接合型のFETを接続し、各FETを交互にON, OFF動作させ第1端子と第2端子および第3端子との間を開閉制御するICスイッチにおいて、上記共通の第1端子を抵抗を介して接地し、この抵抗の抵抗値を第1端子への信号が最大時にON動作中のFETのゲート電位と第1端子の電位との電位差がFETのピンチオフ電圧より大きくなるように設定したことを特徴とするICスイッチ。

【請求項2】第1端子を入力端子、第2端子および第3端子を出力端子とする1入力2出力型であることを特徴とする請求項1に記載のICスイッチ。

【請求項3】前記接合型のFETはガリウムヒ素FETであることを特徴とする請求項1に記載のICスイッチ。

【請求項4】前記FETが複数個、直列接続されたことを特徴とする請求項1に記載のICスイッチ。

## 【発明の詳細な説明】

## 【0001】

【発明の属する技術分野】本発明は共通な第1端子と第2, 第3端子間の接続を接合型のFETにより切換えるICスイッチに関する。

## 【発明の詳細な説明】

## 【0002】

【従来の技術】移動体通信等に用いられる送受信等の高周波信号の切換用スイッチは低挿入損失及び高出力が要求され、異なる周波数の信号を切換えるためのスイッチでは広帯域特性も要求される。このようなスイッチとして携帯電話の受信切換えに用いるICスイッチについて説明する。

【0003】図3は従来の1入力2出力型のICスイッチの構成を示す等価回路図であり、図4は接合型のFETのID-VG特性とRF信号による入出力端子の電圧の変動との関係を示す説明図である。

【0004】図3に示すICスイッチ10(図中的一点鎖線で囲んだ部分)は、入力端子INと第1出力端子OUT1間の第1伝送経路A1と、入力端子INと第2出力端子OUT2間の第2伝送経路A2に、それぞれ例えば3個の接合型のFET1～3, 4～6を直列に接続している。また、入力端子IN, 第1出力端子OUT1, 第2出力端子OUT2はICスイッチ10外部にあるアンテナANT, RF信号を処理する後段の第1処理回路RX1, 第2処理回路RX2にそれぞれ接続している。FET1～6は例えばディブレッショングル形のnチャネル形ガリウムヒ素接合型FETであり、ゲート電圧VGがピンチオフ電圧VPに対してVP < VGの範囲でドレインとソース間は低インピーダンスとなりONになり、VG < VPの範囲でドレインとソース間は高インピーダンスとなりOFFになる。ここで複数のFETを直列接

続しているのはRF信号に対する耐電力性を向上させるためである。

【0005】次に、ICスイッチ10の機能と動作について説明する。FET1～3は第1制御電圧VC1でON/OFF制御され、また、FET4～6は第2制御電圧VC2でON/OFF制御される。第1制御電圧VC1と第2制御電圧VC2とは相補的に印加され、FET1～3がONのときFET4～6はOFFとなり、FET1～3がOFFのときFET4～6はONとなり第1伝送経路A1または第2伝送経路A2のいずれか一方が導通する。

【0006】FET1～3がON, FET4～6がOFFの場合、アンテナANTからのRF信号は導通状態の第1伝送経路A1を経由して第1処理回路RX1に流れる。FET4～6はOFFであるため第2伝送経路A2には流れない。このときの各部の電圧について説明する。例えば、FET1～6のピンチオフ電圧VP = -0.5V, 順方向電圧VF = 0.3Vとし、制御電圧VCHIGH = +2.7V, VCLLOW = 0V(通常、消費電力を節約するためLOW側は制御電圧を0Vとする。)とすると、FET1～3には第1制御電圧VC1 = +2.7V(VCHIGH)が印加されており、FET4～6は第2制御電圧VC2 = 0V(VCLLOW)となっている。このとき入力端子INの電位は、第1制御電圧VC1と順方向電圧VFとの差で+2.4V(VCHIGH - VF = 2.7V - 0.3V)となる。この入力端子INの電位(+2.4V)とFET1～3またはFET4～6の制御電圧VC1, VC2との差がゲート電圧VGであり、この場合、FET1～3のゲート電圧VGは+0.3V(2.7V - 2.4V)となりピンチオフ電圧VPである-0.5Vよりも大きいためFET1～3はONとなる。FET4～6のゲート電圧VGは-2.4V(0V - 2.4V)となりピンチオフ電圧VPである-0.5Vよりも小さいためOFFとなる。ON側のFET1～3のゲート電圧VG(+0.3V)と

OFF側のFET1～3のゲート電圧VG(-0.5V)の差は0.8VでありRF信号による入力端子INの電位の変動はこの範囲まで許容できる。尚、OFF側のFET4～6に対しては、この電位の変動は3個のFETを直列に接続しているため3分の1に低減される。

【0007】これとは逆に、FET1～3がOFF, FET4～6がONである場合、RF信号は導通状態の第2伝送経路A2を経由して第2処理回路RX2に流れる。FET1～3はOFFであるため第1伝送経路A1にはRF信号は流れない。各部の電圧とFET4～6のゲート電流IGの流れは上記と反対になるだけである

50

で説明を省略する。

【0008】図4に一例として示すように、RF信号は交流波形であり入力端子INの電位を増加または減少させる方向に変動させる。入力端子INの電位はON側のFETのゲート電圧VGを決める一方の電位であるため、これが変動するとゲート電圧VGが変動しビンチオフ電圧VPに対する余裕が増減することになる。すなわち、RF信号が最大時には入力端子INの電位とON側のFETの制御電圧の差（ゲート電圧VG）は最少となりビンチオフ電圧VPとの余裕が最も少なくなる。図中には入力端子INの電位の変動の一部でゲート電圧VGがビンチオフ電圧VPより低くなる場合を示す。

【0009】

【発明が解決しようとする課題】従来のICスイッチには以下の問題があった。共通な第1端子と第2、第3端子間の接続を、それぞれに直列接続された接合型のFETのON/OFFにより切換えるICスイッチにおいて、ゲート電流Igが小さいためゲート電圧VGとビンチオフ電圧VPとの差が少なく信号（交流波形）が入力されたとき信号の一部においてON動作中のFETをAC的にOFFさせてしまうことがあり挿入損失が生じた。本発明の目的は、信号（交流波形）に対するON動作中のFETの動作を安定させ挿入損失が生じることがないようにすることである。

【0010】一方、特開平11-46101号公報（先行技術）には図3において入力端子INに抵抗を介して基準電位を供給し、各FETにキャパシタとインダクタの並列共振回路を接続することによって送信時の大入力信号でも出力の歪みを抑えることができるICスイッチが開示されている。しかしながら、先行技術に開示されたICスイッチは有効動作周波数が並列共振回路によって限定されるため、この技術を広い周波数範囲で信号の切換えを行なう図3に示すICスイッチに直ちに適用することは出来なかった。

【0011】

【課題を解決するための手段】本発明は、上記課題を解決するために提案されたもので、共通の第1端子と第2端子および第3端子の間にそれぞれ接合型のFETを接続し、各FETを交互にON、OFF動作させ第1端子と第2端子および第3端子との間を開閉制御するICスイッチにおいて、第1端子を抵抗を介して接地し、この抵抗の抵抗値を第1端子への信号が最大時にON動作中のFETのゲート電位と第1端子の電位との電位差がFETのビンチオフ電圧より大きくなるように設定したことを特徴とするICスイッチである。

【0012】

【発明の実施の形態】以下、本発明のICスイッチの一例を図1、2を用いて説明する。図1は1入力2出力型のICスイッチの構成を示す等価回路図であり、図2はFETのID-VG特性の一例とRF信号による入出力

端子の電圧の変動との関係を示す説明図である。図3、4と同じ部分には同じ番号を付し説明を省略する。図1に示すICスイッチ11（図中の一点鎖線で囲んだ部分）は、第1端子としての入力端子INと第2端子としての第1出力端子OUT1間の第1伝送経路A1と、入力端子INと第3端子としての第2出力端子OUT2間の第2伝送経路A2に、それぞれ例えば3個の接合型のFET1～3、4～6を直列に接続し、入力端子INを抵抗R1を介して接地している。この抵抗R1は入力端子INへのRF信号が最大時においてもON側のFETの制御電圧と入出力端子の電位との差がビンチオフ電圧VPより大きくなる抵抗値に設定した抵抗R1である。すなわち、この抵抗R1を通してゲート電流Igを増加させ入力端子INの電位を下げゲート電圧VGとビンチオフ電圧VPとの差を大きくしFETのON動作を安定させるように設定する。尚、このとき入力端子INの電位を下げてもOFF側のFETに対しては3個のFETを直列接続しているため1個のFETに対してはON側のFETの場合に比べて3分の1の電圧変動となり、ビンチオフ電圧VPに対して充分余裕がありRF信号の一部でOFF側のFETをONさせることはない。

【0013】次に、ICスイッチ11の機能と動作について説明する。FET1～3は第1制御電圧VC1で、FET4～6は第2制御電圧VC2でON/OFF制御される。第1制御電圧VC1と第2制御電圧VC2とは相補的に印加され、FET1～3がONのときFET4～6はOFFとなり、FET1～3がOFFのときFET4～6はONとなり第1伝送経路A1または第2伝送経路A2のいずれか一方が導通する。

【0014】次に、RF信号の流れをFET1～3がON、FET4～6がOFFの場合について説明する。逆の状態（FET1～3がOFF、FET4～6がONである場合）についてはRF信号は第2伝送経路A2を流れ、各部の電圧、FET4～6のゲート電流Igの流れは下記の状態と反対になるだけであるので説明を省略する。アンテナANTからのRF信号は導通状態の第1伝送経路A1を経由して第1処理回路RX1に流れる。同時に抵抗R1側にも若干流れるが抵抗R1は数十kΩであり、FETのON抵抗が数Ωであるため無視できるレベルの損失である。FET4～6はOFFであるため第2伝送経路A2には流れない。このときの各部の電圧について説明する。例えば、FET1～6のビンチオフ電圧VP=-0.5V、順方向電圧VF=0.3Vとし、制御電圧VC<sub>H</sub>...=+2.7V、VC<sub>L</sub>...=0V（通常、消費電力を節約するためLOW側は制御電圧を0Vとする。）とすると、FET1～3には第1制御電圧VC1=+2.7V（VC<sub>H</sub>...）が印加されており、FET4～6は第2制御電圧VC2=0V（VC<sub>L</sub>...）となっている。ゲート電流Ig（図1中に破線矢印で記載）は高電位のFET1～3から低電位のFET

T4～6及び接地された抵抗R1を通して流れる。FET T4～6はOFFであるため微少なリーク電流しか流れないが抵抗R1を適切な値に設定することでゲート電流Igを増加させられ、入力端子INの電位を所望の電位に下げゲート電圧VGとピンチオフ電圧VPの差をコントロールできる。

【0015】図2に一例として示すように、RF信号は交流波形であり入力端子INの電位を増加または減少させる方向に変動させるが、抵抗R1を介してゲート電流Igを流すことで入力端子INの電位を所望の電位まで下げON側のFETの制御電圧との差（ゲート電圧VG）を大きくしRF信号が最大時においてもピンチオフ電圧VPより大きくするためON側のFETをAC的にOFFさせたりすることがない。例えば、接地された抵抗R1（数十kΩ）によりゲート電流Igを増加させ入力端子INの電位を+2.0Vに下げるとON側のFETのゲート電圧VGは制御電圧+2.7V（V<sub>CHIGH</sub>）と入力端子INの電位(+2.0V)との差(2.7V-2.0V=+0.7V)となりピンチオフ電圧VP(-0.5V)との電圧差(1.2V)を大きくできる。これによりRF信号による入力端子INの電位の変動に対する許容範囲を増加させることができる。このときOFF側のFETのゲート電圧VGは制御電圧(V<sub>CL</sub>=0V)と入力端子INの電位(+2.0V)との差(0V-2.0V=-2.0V)でピンチオフ電圧VP(-0.5V)に対して十分な余裕(1.5V)を維持できている。

【0016】尚、上記では第1端子を入力端子とし第2、3端子を出力端子とした1入力2出力型で説明したが、これに限るものではなく各端子はそれぞれ入力、出力、入出力のいずれであってもよい。また、FET 1～\*

\* 6はnチャンネル形で説明したがpチャンネル形であってよい。ただし、制御電圧のかけ方はnチャンネル形の場合と反対になる。また、複数のFETとして3個のFETを直列接続した場合で説明したがFETの個数はこれに限るものではなく多いほど耐圧は増加することは言うまでもない。

## 【0017】

【発明の効果】以上のように本発明のICスイッチは、共通な第1端子を所定の値に設定した抵抗を介して接地することで第1端子の電位を所望の電位にし信号による第1端子の電位の変動に対してFETのON動作を安定させてやることができる。これにより1入力2出力型の移動体通信等に用いられる受信信号を切換えるスイッチICでは、挿入損失の増大を防止できる。接合型のFETとしては、高速で高周波帯域で動作するガリウムヒ素FETがよい。また、FETを複数個、直列接続すると、耐電力性がアップするとともに信号による電位の変動はOFF状態の直列接続されたFETの個数で除した値になり、OFF状態のFETのゲート電圧VGとピンチオフ電圧VPの差を大きくしOFF動作を安定させてやることができる。


## 【図面の簡単な説明】

【図1】本発明のICスイッチの構成を示す等価回路図  
【図2】本発明のICスイッチを構成するFETのID-VG特性の説明図


【図3】従来のICスイッチの構成を示す等価回路図  
【図4】従来のICスイッチを構成するFETのID-VG特性の説明図  
【符号の説明】

30 R1 抵抗


【図1】




[図2]



【図3】



【図4】



**THIS PAGE BLANK (USPTO)**

Original document


# IC SWITCH

Patent number: JP2002135095  
 Publication date: 2002-05-10  
 Inventor: HAMASE SEIJI  
 Applicant: KANSAI NIPPON ELECTRIC  
 Classification:  
 - international: H03K17/00; H01P1/15; H03K17/693  
 - european:  
 Application number: JP20000326674 20001026  
 Priority number(s): JP20000326674 20001026

Also published as:

 US200205144
[View INPADOC patent family](#)[Report a data error](#)**Abstract of JP2002135095**

**PROBLEM TO BE SOLVED:** To solve the problem of generation of an insertion loss in a conventional IC switch for switching connection between a common 1st terminal and a 2nd terminal or a 3rd terminal by the on/off of junction type FETs connected to respective terminals in series because a gate current  $I_g$  is small, the difference between a gate voltage  $V_G$  and a pinch off voltage  $V_P$  is reduced, and an FET in on-operation may be turned off like an AC frequency when a signal (of an AC waveform) is inputted. **SOLUTION:** In the IC switch 11, three junction type FETs 1 to 3, and 4 to 6, respectively, e.g. are connected in series to a 1st transmission route A1 between an input terminal IN and 1st output terminal OUT1 and to a 2nd transmission route A2 between the input terminal IN and a 2nd output terminal OUT2, and the input terminal IN is grounded through a resistor R1. The resistor R1 is set up to a resistance value capable of increasing a potential difference between the control voltage  $V_{CHigh}$  of the on-side FET and the input terminal IN to a level larger than the pinch off voltage  $V_P$  when a signal inputted to the input terminal IN is maximum.

Data supplied from the *esp@cenet* database - WorldwideDescription of corresponding document: [US2002051444](#)**BACKGROUND OF THE INVENTION**

[0001] 1. Field of the Invention

[0002] The present invention relates to a switch circuit.

## [0003] 2. Description of the Related Art

[0004] Each transceiver employed in mobile communications includes a switch circuit for switching an input path from an output path of high-frequency signals.

[0005] The switch circuit includes FETs (Field Effect Transistors) in the input and output paths, to open or close the path respectively. The switch circuit activates either FETs arranged in the input path or FETs arranged in the output path, and inactivates the other one FET, thereby to switch the path from one to another through which high-frequency signals flow.

[0006] In the case where a large amplitude signal is input to the above switch circuit the FETs may undesirably operate to deteriorate the waveform of their output signals.

[0007] In a switch circuit disclosed in Unexamined Japanese Patent Application KOKAI Publication Ser. No. H11-4610, to prevent the deterioration in the waveform of output signals when a large amplitude signal is input to the switch circuit, a resistor and a capacitor are connected in parallel with each other between the source and drain of each FET.

[0008] However, the frequency of input signals, which can be effected by the structure including the resistor and capacitor being connected with each other, is limited by a resonance circuit including an inductor and a capacitor. In other words, signal has the frequency which is not in a frequency range to be limited by the resonance circuit, the waveform of output signal may be deteriorated. Hence, a problem is that the technique disclosed in Unexamined Japanese Patent Application KOKAI Publication Ser. No. H11-4610 can not be adapted for those switch circuits handling signals in a wide range of frequency.

[0009] The entire contents of Unexamined Japanese Patent Application KOKAI Publication Ser. No. H11-4610 are incorporated herein by reference.

## SUMMARY OF THE INVENTION

[0010] The present invention has been made in consideration of the above. It is accordingly an object of the present invention to provide a switch circuit which operates stably regardless of the signal frequency.

[0011] In order to achieve the above object, according to the first aspect of the present invention, there is provided a switch circuit comprising;

[0012] a first transistor which is connected between a first terminal and a second terminal,

[0013] a second transistor which is connected between the first terminal and a third terminal; and

[0014] a resistor one end of which is connected to the first terminal and other end of which is grounded, and

[0015] wherein either the first transistor or the second transistor is controlled to be ON, and

[0016] the resistor has a resistance value which is set at such a value that a difference between a gate voltage of the first transistor or second transistor being ON and a pinch-off voltage of the first transistor or second transistor being ON is set less than an amplitude of a potential of the first terminal which varies by a signal flowing to the first terminal.

[0017] According to this invention, there can be provided a switch circuit is stably operated regardless of the frequency of signal flowing to the first terminal.

[0018] In the switch circuit;

[0019] the first transistor may include a plurality of transistors which are connected with each other in series between the first terminal and the second terminal; and

[0020] the second transistor include a plurality of transistors which are connected with each other in series between the first terminal and the third terminal.

[0021] In the switch circuit,

[0022] each of the first transistor and the second transistor may be a junction-type Field Effect Transistor which is formed of gallium arsenic.

[0023] In the switch circuit:

[0024] the resistor may be a variable resistor; and

[0025] the switch circuit may further include

[0026] a measurement circuit which measures the amplitude of the potential of the first terminal, and

[0027] a control circuit which sets a resistance value of the resistor in accordance with the amplitude measured by the measurement circuit.

## BRIEF DESCRIPTION OF THE DRAWINGS

[0028] The object and other objects and advantages of the present invention will become more apparent upon reading of the following detailed description and the accompanying drawings in which:

[0029] FIG. 1 is a diagram showing an equivalent circuit of an IC switch according to an embodiment of the present invention.

[0030] FIG. 2 is a diagram showing the relationship between the ID-VG characteristics of an FET included in the IC switch of FIG. 1 and the potential variation of an input terminal upon reception of an RF signal, in the case where the resistance value of the resistor included in the IC switch of FIG. 1 is infinite;

[0031] FIG. 3 is a diagram showing the relationship between the ID-VG characteristics of the FET included in the IC switch of FIG. 1 and the potential variation of the input terminal upon reception of an RF signal, in the case where the resistance value of the resistor included in the IC switch of FIG. 1 is several ten k[Omega]; and

[0032] FIG. 4 is a diagram showing another structure of the IC switch according to the embodiment of the present invention.

## DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

[0033] An IC switch according to an embodiment of the present invention will now be depicted with reference to the accompanying drawings.

[0034] FIG. 1 shows an equivalent circuit of an IC switch 11 according to this embodiment.

[0035] The IC switch 11 includes a resistor R1 and a plurality of FETs (Field Effect Transistors). In FIG. 1, the IC switch 11 includes six FETs 1 to 6, for example. Each of the FETs 1 to 6 is an n-channel junction-type FET which is formed of gallium arsenic.

[0036] The IC switch 11 has an input terminal IN, the first output terminal OUT1, the second output terminal OUT2, the control terminal VC1 and the second control terminal VC2.

[0037] The FETs 1, 2 and 3 are connected in series along the first path A1 between the input terminal IN and the first output terminal OUT1. The gate of each of the FETs 1, 2 and 3 is connected to the first control terminal VC1. The FETs 1, 2 and 3 operate in accordance with a control voltage supplied from a control circuit CR connected to the first control terminal VC1.

[0038] The FETs 4, 5 and 6 are connected in series along the second path A2 between the input terminal IN and the second output terminal OUT2. The gate of each of the FETs 4, 5 and 6 is connected to the second control terminal VC2. The FETs 4, 5 and 6 operate in accordance with a control voltage supplied from a control circuit CR connected to the second control terminal VC2.

[0039] The control voltage to be applied to the gate of each of the FETs 1, 2 and 3 and the control voltage to be applied to the gate of each of the FETs 4, 5 and 6 are complementary to each other. Specifically, in the case where the control voltage to be applied to each of the FETs 1, 2 and 3 is at a high level, the control voltage to be applied to each of the FETs 4, 5 and 6 is at a low level. On the other hand, in the case where the control voltage to be applied to each of the FETs 1, 2 and 3 is at a low level, the control voltage to be applied to each of the FETs 4, 5 and 6 is at a high level. In this structure, then, either one of the first path A1 and the second path A2 is in a conductive state.

[0040] An antenna ANT is connected to the input terminal IN, and the first processing circuit RX1 is connected to the first output terminal OUT1, and the second processing circuit RX2 is connected to the second output terminal OUT2.

[0041] RF (Radio Frequency) signals are transmitted between the antenna ANT and the first processing circuit RX1 or between the antenna ANT and the second processing circuit RX2, respectively through the first path A1 or the second path A2.

[0042] The first processing circuit RX1 executes a predetermined signal process for RF signals (high-frequency signals) supplied from the antenna ANT. Otherwise, the first processing circuit RX1 sends RF signals for which a predetermined signal process is done, to the antenna ANT.

[0043] The second processing circuit RX2 executes a predetermined signal process for RF signals supplied from the antenna ANT. Otherwise, the second processing circuit RX2 sends RF signals for which a predetermined signal process is done, to the antenna ANT.

[0044] One end of the resistor R1 is connected to the input terminal IN, and the other end thereof is grounded. The resistance value of the resistor R1 is set at such a value that a difference between the gate voltage VG of the FET and the pinch-off voltage VP of each of the FETs 1, 2 and 3 or FETs 4, 5 and 6 which are ON is greater than the amplitude of the RF signals, as will more specifically be explained later. In this structure, those FETs 1, 2 and 3 or FETs 4, 5 and 6 which are ON will not be OFF upon reception of an RF signal.

[0045] Functions and operations of the IC switch 11 according to the embodiment of the present invention will now be described.

[0046] Explanations will now be made to the IC switch 11, particularly in the case where the FETs 1, 2 and 3 are ON and the FETs 4, 5 and 6 are OFF. Now, let it be assumed that the potential (VCHigh) of the first control terminal VC1 is +2.7V, the potential (VCLow) of the second control terminal VC2 is 0V, the forward voltage VF of each of the FETs 1, 2 and 3 is +0.3V and the pinch-off voltage VP of each of the FETs 1 to 6 is -0.5V.

[0047] In the case where the resistance value of the resistor R1 is infinite, the potential of the input terminal IN is +2.4V is obtained by subtracting the forward voltage VF (=+0.3V) from the potential (VCHigh=+2.7V) of the first control terminal VC1. In other words, the gate voltage VG of each of the FETs 1, 2 and 3 is +0.3V which is obtained by subtracting the potential (VCLow=0V) or the input terminal IN from the potential (VCHigh=+2.7V) of the first control terminal VC1. In this manner, the gate voltage (=+0.3V) of each of the FETs 1, 2 and 3 is greater than the pinch-off voltage VP (=−0.5V), resulting in that the FETs 1, 2 and 3 are ON.

[0048] In the case where the resistance value of the resistor R1 is infinite, the gate voltage VG of each of the FETs 4, 5 and 6 is +2.4V which is obtained by subtracting the potential (+2.4V) of the input terminal IN from the potential (VCLow=0V) of the second control terminal VC2. In this manner, the gate voltage (=−2.4V) of each of the FETs 4, 5 and 6 is smaller than the pinch-off voltage VP (-0.5V), resulting in that the FETs 4, 5 and 6 are OFF.

[0049] In the above circumstances, if an RF signal flows to the input terminal IN, the potential of the input terminal IN varies by an amount corresponding to the amplitude of the RF signal as shown in FIG. 2. Upon this, the gate voltage VG of each of the FETs 1, 2 and 3 varies by an amount corresponding to the amplitude of the RF signal. For example, in the case where the amplitude of the RF signal is +1.0V, the potential of the input terminal IN varies in a range from +1.4V to +3.4V, and the gate voltage VG of each of the FETs 1, 2 and 3 varies in a range from -0.7V to -1.3V. In this case, as illustrated in FIG. 2A, the gate voltage VG of each of the FETs 1, 2 and 3 may be lower than their pinch-off voltage VP. Hence, any of those FETs 1, 2 and 3 which is ON may periodically be OFF.

[0050] Because the FETs 4, 5 and 6 are connected with each other in series, the effect of the potential variation is divided by three, so that one third of the effect is delivered to each of the FETs 4, 5 and 6. In other words, the variation of the gate voltage VG of each of the FETs 4, 5 and 6 is one third the variation of the gate voltage VG of each of the FETs 1, 2 and 3. Thus, those FETs 4, 5 and 6 which is OFF will not be ON upon reception of the RF signal.

[0051] If the resistance value of the resistor R1 is set at such a value that a difference between the gate voltage VG of each of the FETs 1, 2 and 3 and its pinch-off voltage VP is greater than the amplitude of the RF signal, i.e. the amplitude of potential variation of the input terminal IN which varies upon reception of the RF signal, the above-described potential variation of the input terminal IN can be prevented from having an effect on the FETs 4, 5 and 6.

[0052] Gate current IG flows in a direction from high-potential points to low-potential points. Specifically, in this case, the gate current IG flows from the FETs 1, 2 and 3 to the FETs 4, 5 and 6 and the resistor R1 (in the directions denoted by broken lines shown in FIG. 1).

[0053] The gate current  $IG$  flowing to the FETs 4, 5 and 6 is very little, because the FETs 4, 5 and 6 are OFF.  
 [0054] The amount of gate current  $IG$  flowing to the resistor  $R1$  may vary depending on the resistance value of the resistor  $R1$ . Hence, if the resistance value of the resistor  $R1$  is adjusted, the potential of the input terminal IN can be adjusted. Specifically, the lower the resistance value becomes, the gate current  $IG$ , flowing to the resistor  $R1$  gets greater and the potential of the terminal IN gets lower.

[0055] In the case where the resistance value of the resistor  $R1$  is set at several ten k[Omega], e.g. within a range from 3 to 10 k[Omega], the potential of the input terminal IN will approximately be +2.0V. In the case where the potential of the input terminal IN is set at +2.0V, the gate voltage  $VG$  of each of the FETs 1, 2 and 3 is +0.7V. Hence, the difference between the gate voltage  $VG$  and pinch-off voltage  $VP$  is +1.2V. This difference is greater than the amplitude (+1.0V) of the RF signal, as in FIG. 3. Thus, the FETs 1, 2 and 3 will not be OFF by the effect of the potential variation of the input terminal IN.  
 [0056] In the case where the resistance value of the resistor  $R1$  is several ten k[Omega], the gate voltage  $VG$  of each of the FETs 4, 5 and 6 is -2.0V which can be obtained by subtracting the potential (+2.0V) of the input terminal IN from the potential ( $VCLow=0V$ ) of the second control terminal  $VC2$ . Since the gate voltage  $VG$  (-2.0V) is smaller than the pinch-off voltage (0.5V), each of the FETs 4, 5 and 6 will be OFF.

[0057] In this case as well, as shown in FIG. 3, the effect of the potential variation of the input terminal IN is divided into three parts so that only one third of the effect is delivered to each of the FETs 4, 5 and 6. The variation of the gate voltage  $VG$  of each of the FETs 4, 5 and 6 is one third of the variation of the gate voltage  $VG$  of each of the FETs 1, 2 and 3. Thus, each of the FETs 4, 5 and 6 which is being OFF will not be ON upon reception of the RF signal.

[0058] If the resistance value of the resistor  $R1$  is set at a value which is sufficiently larger than the resistance value (several ten k[Omega]) of each of the activated FETs 1, 2 and 3, i.e. at several ten k[Omega], only a very small amount of RF signal current flows to the resistor  $R1$ , and hence resulting in only negligible loss of RF signal.

[0059] The functions and operations of the IC switch 11 in the case where the FETs 1, 2 and 3 are OFF and the FETs 4, 5 and 6 are ON are substantially the same as the above, except that the FETs 1, 2 and 3 are switched to the FETs 4, 5 and 6.

[0060] As explained above, the input terminal IN is grounded through the resistor  $R1$ , and the resistance value of the resistor  $R1$  is adjusted, thereby stably operating the IC switch 11. Since the operations of the IC switch 11 is stably operated by the resistor  $R1$ , the switch circuit 11 can stably process signals in a wide range of frequency band.

[0061] As illustrated in FIG. 4, the IC switch 11 may include a variable resistor  $R2$  in place of the resistor  $R1$ , and may further include a measurement circuit 7 and a control circuit 8. The measurement circuit 7 measures the variation width of the potential of the input terminal IN or the amplitude of the RF signals flowing to the input terminal IN. The control circuit 8 includes a decoder, etc., and sets the resistance value of the variable resistor  $R2$  in accordance with the variation width of the potential or amplitude measured by the measurement circuit 7. In this structure, the resistance value of the variable resistor  $R2$  can be changed in accordance with the variable width of the potential of the input terminal IN or the amplitude of the RF signal, hence realizing the IC switch 11 which can stably be operated even upon reception of RF signals with various amplitude.

[0062] Each of the FETs 1 to 6 may be a p-channel FET instead of an n-channel FET. It is preferred that each of the FETs be formed of gallium arsenic so as to operate in a high frequency band at a high rate.

[0063] The number of the FETs is not limited to six. The more the number of the FETs being connected with each other becomes, the less the potential variation of the input terminal IN has an effect on the FETs being OFF. Thus, the more the number of FETs being connected with each other in series, the more the IC switch 11 becomes stably operable.

[0064] Various embodiments and changes may be made thereonto without departing from the broad spirit and scope of the present invention. The above-described embodiment is intended to illustrate the present invention, not to limit the scope of the present invention. The scope of the present invention is shown by the attached claims rather than the embodiment. Various modifications made within the meaning of an equivalent of the claims of the invention and within the claims are to be regarded to be in the scope of the present invention.

[0065] This application is based on Japanese Patent Application Ser. No. 2000-326674 filed on Oct. 26, 2000, and includes the specification, claims, drawings and summary. The disclosure of the above Japanese Patent Application is incorporated herein by reference in its entirety.

Data supplied from the [esp@cenet](mailto:esp@cenet) database - Worldwide

Claims of corresponding document: US2002051444

What is claimed is:

1. A switch circuit comprising:  
 a first transistor which is connected between a first terminal and a second terminal;  
 a second transistor which is connected between said first terminal and a third terminal; and  
 a resistor one end of which is connected to said first terminal and other end of which is grounded, and  
 wherein either said first transistor or said second transistor is controlled to be ON, and  
 said resistor has a resistance value which is set at such a value that a difference between a gate voltage of said first transistor and a gate voltage of said second transistor being ON and a pinch-off voltage of the first transistor or second transistor being ON is set greater than an amplitude of a potential of said first terminal which varies by a signal flowing to said first terminal.

2. The switch circuit according to claim 1, wherein:  
 said first transistor includes a plurality of transistors which are connected with each other in series between said first terminal and said second terminal.

said second terminal; and  
    said second transistor includes a plurality of transistors which is connected with each other in series between said first terminal and said third terminal.

3. The switch circuit according to claim 2, wherein each of said first transistor and said second transistor is a junction-type Effect Transistor which is formed of gallium arsenic.

4. The switch circuit according to claim 1, wherein:

    said resistor is a variable resistor; and

    said switch circuit further includes

    a measurement circuit which measures the amplitude of the potential of said first terminal, and

    a control circuit which sets a resistance value of said resistor in accordance with the amplitude measured by said measurement circuit.

---

Data supplied from the *esp@cenet* database - Worldwide

**THIS PAGE BLANK (USPTO)**